ARM vs RISC-V Cores | System level Comparison-Latency, Power

Aug 16, 2024  |  Author : admin_mirabilis
admin_mirabilis Leave a comment Blog

Methodology for System-level Comparison of ARM vs RISC-V Cores for Latency and Power Consumption System-level analysis is the only methodology to compare the performance and power consumption of two processor architectures. Unfortunately, processor models to perform the comparison are not easily available. This article describes a performance and power comparison methodology using system-level IP between […]

Read more

Hardware Software Partitioning- Simulations and Discussions

Aug 16, 2024  |  Author : admin_mirabilis
admin_mirabilis Leave a comment Blog

Hardware Software Partitioning – Simulations & Discussions Hardware/software partitioning is the concept of dividing an application’s computations into a part that executes sequential instructions on a microprocessor (the “software”) and a part that runs parallel circuits on some IC fabric like an ASIC or FPGA (the “hardware”), such as to achieve design goals set for […]

Read more

Functional Safety for Braking System through ISO 26262

Aug 08, 2024  |  Author : admin_mirabilis
admin_mirabilis Leave a comment Blog

Functional Safety for Braking System through ISO 26262, Operating System Security and DO 254 Implementation of safety measures is on the rise in today’s automotive world in order to minimize the hazards in case of system malfunction. Today’s automobiles run various safety critical applications like ABS, electronic power steering, air bag sensors, radar sensing, and […]

Read more

Reducing Power Consumption | Early System-Level Modeling

Aug 08, 2024  |  Author : admin_mirabilis
admin_mirabilis Leave a comment Blog

Measuring and Reducing Power Consumption Using Early System-Level Power Modeling Power evaluation in the early stages of the product design has been performed mostly using analytical methods such as spreadsheets. These spreadsheets typically contain the power for different tasks or devices and the sheet adds the worst case or the average of the power.  These […]

Read more

VisualSim Architect TTEthernet

Jul 05, 2024  |  Author : admin_mirabilis
admin_mirabilis Leave a comment Blog

The Features of VisualSim Architect TTEthernet VisualSim TTE Library is a part of the VisualSim Networking package.  This library can be combined with models from the hardware, software, aerospace, and networking library to conduct requirements validation, system analysis, topology assessment, system architecture exploration, system validation, and testing. VisualSim Architect models are end-to-end models with the […]

Read more