Architecture Cache

Use of the Cache block as the L2 cache, receiving request from the I_1 and D_1 in the processor and a miss to a DRAM.

Basic_Processor_Model

Browsable image of the model.

  • For an executable version,
  • Mouse over the icons to view parameters. Click on hierarchy and plotters to reveal content (if provided).
  • To simulate, click on Launch button, open downloaded file and click Run on the Java Security Page.
Basic_Processor_Modelmodel <h2>Delay2</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>Enter User Documentation Here</td><td>Enter User Documentation Here</td></tr><tr><td>Delay_Value</td><td>2.0E-09 * Idle_Cycle</td><td>&quot;2.0E-09 * Idle_Cycle&quot;</td></tr><tr><td>_flipPortsVertical</td><td>true</td><td>true</td></tr><tr><td>_flipPortsHorizontal</td><td>false</td><td>false</td></tr><tr><td>_rotatePorts</td><td>180</td><td>180</td></tr></table> <h2>Instructions Complete</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>Enter User Documentation Here</td><td>Enter User Documentation Here</td></tr><tr><td>rowsDisplayed</td><td>10</td><td>10</td></tr><tr><td>columnsDisplayed</td><td>40</td><td>40</td></tr><tr><td>suppressBlankLines</td><td>false</td><td>false</td></tr><tr><td>title</td><td>&quot;Instructions Complete&quot;</td><td>&quot;Instructions Complete&quot;</td></tr><tr><td>ViewText</td><td>true</td><td>true</td></tr><tr><td>saveText</td><td>false</td><td>false</td></tr><tr><td>fileName</td><td>Enter Filename to save text</td><td>&quot;Enter Filename to save text&quot;</td></tr><tr><td>Append_Time</td><td>true</td><td>true</td></tr></table> <h2>Stats</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>Enter User Documentation Here</td><td>Enter User Documentation Here</td></tr><tr><td>rowsDisplayed</td><td>10</td><td>10</td></tr><tr><td>columnsDisplayed</td><td>40</td><td>40</td></tr><tr><td>suppressBlankLines</td><td>false</td><td>false</td></tr><tr><td>title</td><td>&quot;Detailed Processor Activity&quot;</td><td>&quot;Detailed Processor Activity&quot;</td></tr><tr><td>ViewText</td><td>true</td><td>true</td></tr><tr><td>saveText</td><td>false</td><td>false</td></tr><tr><td>fileName</td><td>Enter Filename to save text</td><td>&quot;Enter Filename to save text&quot;</td></tr><tr><td>Append_Time</td><td>true</td><td>true</td></tr></table> <h2>Timing_Diagram</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Proc_Name</td><td>&quot;Processor_1&quot;</td><td>&quot;Processor_1&quot;</td></tr><tr><td>Bus_Name</td><td>&quot;Bus_1&quot;</td><td>&quot;Bus_1&quot;</td></tr><tr><td>Cache_Name</td><td>&quot;Cache_1&quot;</td><td>&quot;Cache_1&quot;</td></tr><tr><td>DRAM_Name</td><td>&quot;SDRAM_1&quot;</td><td>&quot;SDRAM_1&quot;</td></tr><tr><td>AXI_Name</td><td>&quot;AXI_1&quot;</td><td>&quot;AXI_1&quot;</td></tr><tr><td>Memory_Controller_Name</td><td>&quot;LPDDR_1&quot;</td><td>&quot;LPDDR_1&quot;</td></tr><tr><td>HW_DRAM_Name</td><td>&quot;SDRAM&quot;</td><td>&quot;SDRAM&quot;</td></tr><tr><td>_explanation</td><td>Hardware Setup-&gt;Timing_Diagram</td><td>Hardware Setup-&gt;Timing_Diagram</td></tr><tr><td>Sim_Time</td><td>4.0E-05</td><td>4.0E-5</td></tr></table> <h2>Traffic2</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>Enter User Documentation Here</td><td>Enter User Documentation Here</td></tr><tr><td>Data_Structure_Text</td><td>/* Text Template or File Path.       \\n   First row contains Field Names. */\\nA_Address A_Address_Min  A_Address_Max A_Addr_Ctrl_Flag A_Branch A_First_Word A_Task_Flag A_Bytes A_Bytes_Remaining A_Bytes_Sent A_Command A_Data   A_Destination A_Hop        A_IDX A_IDY   A_Instruction                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          \t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t       A_Instruction_Reorder   A_Interrupt A_Prefetch A_Priority A_Proc_Return A_Return A_Protocol_State A_Source A_Status A_Task_ID A_Task_Name A_Time A_Variables  ;     \\n100L       1                100        true                 false    true         false       8       4                 4            Read      MyData   Processor_1   Processor_1  0   0     {&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;}   {1,1}                       false     false      0          -1            -1        Test       Src      Status      1L           Name    0.0    16           ;  /* DS 1 */</td><td>/* Text Template or File Path.       \\n   First row contains Field Names. */\\nA_Address A_Address_Min  A_Address_Max A_Addr_Ctrl_Flag A_Branch A_First_Word A_Task_Flag A_Bytes A_Bytes_Remaining A_Bytes_Sent A_Command A_Data   A_Destination A_Hop        A_IDX A_IDY   A_Instruction                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          \t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t       A_Instruction_Reorder   A_Interrupt A_Prefetch A_Priority A_Proc_Return A_Return A_Protocol_State A_Source A_Status A_Task_ID A_Task_Name A_Time A_Variables  ;     \\n100L       1                100        true                 false    true         false       8       4                 4            Read      MyData   Processor_1   Processor_1  0   0     {&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;,&quot;ADD&quot;}   {1,1}                       false     false      0          -1            -1        Test       Src      Status      1L           Name    0.0    16           ;  /* DS 1 */</td></tr><tr><td>Time_Field</td><td>&quot;Field_Name_or_None&quot;</td><td>&quot;Field_Name_or_None&quot;</td></tr><tr><td>Probability_Field</td><td>&quot;Field_Name_or_None&quot;</td><td>&quot;Field_Name_or_None&quot;</td></tr><tr><td>Output_Expression</td><td>&quot;trigger = traffic&quot;</td><td>&quot;trigger = traffic&quot;</td></tr></table> <h2>ArchitectureSetup</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>Enter User Documentation Here</td><td>Enter User Documentation Here</td></tr><tr><td>Architecture_Name</td><td>&quot;Architecture_1&quot;</td><td>&quot;Architecture_1&quot;</td></tr><tr><td>Field_Name_Mapping</td><td>/* First row contains Column Names.                */\\nExternal_Field_Name          Internal_Field_Name   ; \\nA_Address                    A_Address             ; \\nA_Bytes                      A_Bytes               ; \\nA_Data                       A_Data                ; \\nA_IDX                        A_IDX                 ; \\nA_Instruction                A_Instruction         ; \\nA_Priority                   A_Priority            ; \\nA_Source                     A_Source              ; \\nA_Destination                A_Destination         ; \\nA_Task_ID                    A_Task_ID             ; \\nA_Time                       A_Time                ; \\n</td><td>/* First row contains Column Names.                */\\nExternal_Field_Name          Internal_Field_Name   ; \\nA_Address                    A_Address             ; \\nA_Bytes                      A_Bytes               ; \\nA_Data                       A_Data                ; \\nA_IDX                        A_IDX                 ; \\nA_Instruction                A_Instruction         ; \\nA_Priority                   A_Priority            ; \\nA_Source                     A_Source              ; \\nA_Destination                A_Destination         ; \\nA_Task_ID                    A_Task_ID             ; \\nA_Time                       A_Time                ; \\n</td></tr><tr><td>Routing_Table</td><td>/* First row contains Column Names.                  */</td><td>/* First row contains Column Names.                  */</td></tr><tr><td>Number_of_Samples</td><td>1</td><td>1</td></tr><tr><td>Statistics_to_Plot</td><td>&quot;Processor_1_PROC_Utilization_Pct_Min, Processor_1_PROC_Utilization_Pct_Mean, Processor_1_PROC_Utilization_Pct_Max&quot;</td><td>&quot;Processor_1_PROC_Utilization_Pct_Min, Processor_1_PROC_Utilization_Pct_Mean, Processor_1_PROC_Utilization_Pct_Max&quot;</td></tr><tr><td>Internal_Plot_Trace_Offset</td><td>2</td><td>2</td></tr><tr><td>Listen_to_Architecture_Options</td><td>None</td><td>None</td></tr></table> <h2>DRAM2</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>Enter User Documentation Here</td><td>Enter User Documentation Here</td></tr><tr><td>Architecture_Name</td><td>&quot;Architecture_1&quot;</td><td>&quot;Architecture_1&quot;</td></tr><tr><td>Memory_Name</td><td>&quot;SDRAM_1&quot;</td><td>&quot;SDRAM_1&quot;</td></tr><tr><td>Memory_Speed_Mhz</td><td>500.0</td><td>500.0</td></tr><tr><td>Memory_Size_MBytes</td><td>64.0</td><td>64.0</td></tr><tr><td>Access_Time</td><td>&quot;Read 2.0, Prefetch 2.0, Write 2.0, ReadWrite 8.0, Erase 9.0&quot;</td><td>&quot;Read 2.0, Prefetch 2.0, Write 2.0, ReadWrite 8.0, Erase 9.0&quot;</td></tr><tr><td>FIFO_Buffers</td><td>32</td><td>32</td></tr><tr><td>Refresh_Rate_Cycles</td><td>16384</td><td>16384</td></tr><tr><td>Refresh_Cycles</td><td>32</td><td>32</td></tr><tr><td>Memory_Address</td><td>&quot;/* Format: Min_Address,Max_Address. Example:201,300 */&quot;</td><td>&quot;/* Format: Min_Address,Max_Address. Example:201,300 */&quot;</td></tr><tr><td>Controller_Time</td><td>&quot;Cycle_Time * 1.0&quot;</td><td>&quot;Cycle_Time * 1.0&quot;</td></tr><tr><td>Enable_Hello_Messages</td><td>true</td><td>true</td></tr><tr><td>Width_Bytes</td><td>4</td><td>4</td></tr><tr><td>Memory_Type</td><td>SDR</td><td>SDR</td></tr></table> <h2>Cache2</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>Enter User Documentation Here</td><td>Enter User Documentation Here</td></tr><tr><td>Architecture_Name</td><td>&quot;Architecture_1&quot;</td><td>&quot;Architecture_1&quot;</td></tr><tr><td>Cache_Name</td><td>&quot;Cache_1&quot;</td><td>&quot;Cache_1&quot;</td></tr><tr><td>Miss_Memory_Name</td><td>&quot;SDRAM_1&quot;</td><td>&quot;SDRAM_1&quot;</td></tr><tr><td>Cache_Speed_Mhz</td><td>500.0</td><td>500.0</td></tr><tr><td>Cache_Size_KBytes</td><td>64.0</td><td>64.0</td></tr><tr><td>Width_Bytes</td><td>4</td><td>4</td></tr><tr><td>Words_per_Cache_Line</td><td>4</td><td>4</td></tr><tr><td>FIFO_Buffers</td><td>32</td><td>32</td></tr><tr><td>Cache_Address</td><td>&quot;/* Format: Min_Address,Max_Address. Example:100,200 */&quot;</td><td>&quot;/* Format: Min_Address,Max_Address. Example:100,200 */&quot;</td></tr><tr><td>Cache_Hit_Expression</td><td>&quot;rand(0.0,1.0) &lt;= 0.95&quot;</td><td>&quot;rand(0.0,1.0) &lt;= 0.95&quot;</td></tr><tr><td>Enable_Hello_Messages</td><td>true</td><td>true</td></tr></table> <h2>Util_Plot</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>Enter User Documentation Here</td><td>Enter User Documentation Here</td></tr><tr><td>fillOnWrapup</td><td>true</td><td>true</td></tr><tr><td>legend</td><td>min,mean,max</td><td>min,mean,max</td></tr><tr><td>startingDataset</td><td>0</td><td>0</td></tr><tr><td>fileName</td><td>Enter Filename to save plot</td><td>&quot;Enter Filename to save plot&quot;</td></tr><tr><td>viewPlot</td><td>true</td><td>true</td></tr><tr><td>savePlot</td><td>false</td><td>false</td></tr></table> <h2>BusInterface2</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>Enter User Documentation Here</td><td>Enter User Documentation Here</td></tr><tr><td>Architecture_Name</td><td>&quot;Architecture_1&quot;</td><td>&quot;Architecture_1&quot;</td></tr><tr><td>Bus_Name</td><td>&quot;Bus_1&quot;</td><td>&quot;Bus_1&quot;</td></tr><tr><td>Port_Name_1</td><td>&quot;Port_Name_3&quot;</td><td>&quot;Port_Name_3&quot;</td></tr><tr><td>Port_Name_2</td><td>&quot;Port_Name_4&quot;</td><td>&quot;Port_Name_4&quot;</td></tr><tr><td>FIFO_Buffers</td><td>8</td><td>8</td></tr><tr><td>Enable_Hello_Messages</td><td>true</td><td>true</td></tr></table> <h2>BusInterface</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>Enter User Documentation Here</td><td>Enter User Documentation Here</td></tr><tr><td>Architecture_Name</td><td>&quot;Architecture_1&quot;</td><td>&quot;Architecture_1&quot;</td></tr><tr><td>Bus_Name</td><td>&quot;Bus_1&quot;</td><td>&quot;Bus_1&quot;</td></tr><tr><td>Port_Name_1</td><td>&quot;Port_Name_1&quot;</td><td>&quot;Port_Name_1&quot;</td></tr><tr><td>Port_Name_2</td><td>&quot;Port_Name_2&quot;</td><td>&quot;Port_Name_2&quot;</td></tr><tr><td>FIFO_Buffers</td><td>8</td><td>8</td></tr><tr><td>Enable_Hello_Messages</td><td>true</td><td>true</td></tr></table> <h2>BusArbiter</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>Enter User Documentation Here</td><td>Enter User Documentation Here</td></tr><tr><td>Architecture_Name</td><td>&quot;Architecture_1&quot;</td><td>&quot;Architecture_1&quot;</td></tr><tr><td>_explanation</td><td>HardwareDevices-&gt;BusArbiter</td><td>HardwareDevices-&gt;BusArbiter</td></tr><tr><td>Bus_Name</td><td>&quot;Bus_1&quot;</td><td>&quot;Bus_1&quot;</td></tr><tr><td>Bus_Speed_Mhz</td><td>500.0</td><td>500.0</td></tr><tr><td>Burst_Size_Bytes</td><td>100</td><td>100</td></tr><tr><td>Round_Robin_Port_Array</td><td>{&quot;Port_1&quot;, &quot;Port_2&quot;}</td><td>{&quot;Port_1&quot;, &quot;Port_2&quot;}</td></tr><tr><td>Devices_Attached_to_Slave_by_Port</td><td>{{&quot;Device_1&quot;}, {&quot;Device_2&quot;}, {&quot;Device_3&quot;}, {&quot;Device_4&quot;}, {&quot;Device_5&quot;}, {&quot;Device_6&quot;}, {&quot;Device_7&quot;}, {&quot;Device_8&quot;}}</td><td>{{&quot;Device_1&quot;}, {&quot;Device_2&quot;}, {&quot;Device_3&quot;}, {&quot;Device_4&quot;}, {&quot;Device_5&quot;}, {&quot;Device_6&quot;}, {&quot;Device_7&quot;}, {&quot;Device_8&quot;}}</td></tr><tr><td>Width_Bytes</td><td>4</td><td>4</td></tr><tr><td>Arbiter_Mode</td><td>FCFS</td><td>FCFS</td></tr><tr><td>Split_Retry_Flag</td><td>true</td><td>true</td></tr></table> <h2>SingleEvent</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>Enter User Documentation Here</td><td>Enter User Documentation Here</td></tr><tr><td>_explanation</td><td>Source-&gt;Event-&gt;SingleEvent\t</td><td>Source-&gt;Event-&gt;SingleEvent\t</td></tr><tr><td>time</td><td>2.0E-09</td><td>2.0E-9</td></tr><tr><td>value</td><td>0</td><td>0</td></tr></table> <h2>Processor</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>Enter User Documentation Here</td><td>Enter User Documentation Here</td></tr><tr><td>Architecture_Name</td><td>&quot;Architecture_1&quot;</td><td>&quot;Architecture_1&quot;</td></tr><tr><td>Processor_Name</td><td>&quot;Processor_1&quot;</td><td>&quot;Processor_1&quot;</td></tr><tr><td>Processor_Setup</td><td>/* First row contains Column Names.            */\\nParameter_Name               Parameter_Value   ;  \\nProcessor_Instruction_Set:   MyInstructionSet    \\nProcessor_Registers:         32                 \\nContext_Switch_Cycles:       10\\nProcessor_Speed_Mhz:         Processor_Speed          \\nInstruction_Queue_Length:    6                   \\nPipeline_Stages:             4                   \\nINT_Execution_Units:         2                  \\nFP_Execution_Units:          0                   \\nCache_Execution_Units        3                   \\nI_1         {Cache_Speed_Mhz=500.0, Size_KBytes=64.0, Words_per_Cache_Line=1, Cache_Miss_Name=L_2}   \\nD_1         {Cache_Speed_Mhz=500.0, Size_KBytes=64.0, Words_per_Cache_Line=1, Cache_Miss_Name=L_2}   \\nL_2         {Cache_Speed_Mhz=500.0, Size_KBytes=64.0, Words_per_Cache_Line=1, Cache_Miss_Name=Cache_1}    \\n</td><td>/* First row contains Column Names.            */\\nParameter_Name               Parameter_Value   ;  \\nProcessor_Instruction_Set:   MyInstructionSet    \\nProcessor_Registers:         32                 \\nContext_Switch_Cycles:       10\\nProcessor_Speed_Mhz:         Processor_Speed          \\nInstruction_Queue_Length:    6                   \\nPipeline_Stages:             4                   \\nINT_Execution_Units:         2                  \\nFP_Execution_Units:          0                   \\nCache_Execution_Units        3                   \\nI_1         {Cache_Speed_Mhz=500.0, Size_KBytes=64.0, Words_per_Cache_Line=1, Cache_Miss_Name=L_2}   \\nD_1         {Cache_Speed_Mhz=500.0, Size_KBytes=64.0, Words_per_Cache_Line=1, Cache_Miss_Name=L_2}   \\nL_2         {Cache_Speed_Mhz=500.0, Size_KBytes=64.0, Words_per_Cache_Line=1, Cache_Miss_Name=Cache_1}    \\n</td></tr><tr><td>Pipeline_Stages</td><td>/* First row contains Column Names.            */\\nStage_Name  Execute_Location  Action  Condition ; \\n1_PREFETCH  I_1               instr   none      ; \\n1_PREFETCH  D_1               read    none      ; \\n2_DECODE    I_1               wait    none      ; \\n3_EXECUTE   D_1               wait    none      ; \\n3_EXECUTE   INT_1             exec    none      ;\\n4_STORE     D_1               write   none      ; </td><td>/* First row contains Column Names.            */\\nStage_Name  Execute_Location  Action  Condition ; \\n1_PREFETCH  I_1               instr   none      ; \\n1_PREFETCH  D_1               read    none      ; \\n2_DECODE    I_1               wait    none      ; \\n3_EXECUTE   D_1               wait    none      ; \\n3_EXECUTE   INT_1             exec    none      ;\\n4_STORE     D_1               write   none      ; </td></tr><tr><td>Enable_Hello_Messages</td><td>true</td><td>true</td></tr><tr><td>Processor_Bits</td><td>32</td><td>32</td></tr></table> <h2>Instruction_Set</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>Enter User Documentation Here</td><td>Enter User Documentation Here</td></tr><tr><td>Instruction_Set_Name</td><td>&quot;MyInstructionSet&quot;</td><td>&quot;MyInstructionSet&quot;</td></tr><tr><td>_explanation</td><td>ProcessorGenerator-&gt;Instruction_Set</td><td>ProcessorGenerator-&gt;Instruction_Set</td></tr><tr><td>Instruction_Set_Text</td><td>/* Instruction Set or File Path. */\\n   Mnew  Min   Max   ;  /* Label */\\n\\n   begin INT_1       ;  /* Group */\\n   ADD   2           ;\\n   SUB   3           ;\\n   MUL   4           ;\\n   DIV   4           ;\\n   end   INT_1       ;\\n\\n   begin INT_2       ;  /* Group */\\n   AD_N  2           ;\\n   SUBN  2           ;\\n   MULN   4           ;\\n   DIV   4           ;\\n   end   INT_2       ;</td><td>/* Instruction Set or File Path. */\\n   Mnew  Min   Max   ;  /* Label */\\n\\n   begin INT_1       ;  /* Group */\\n   ADD   2           ;\\n   SUB   3           ;\\n   MUL   4           ;\\n   DIV   4           ;\\n   end   INT_1       ;\\n\\n   begin INT_2       ;  /* Group */\\n   AD_N  2           ;\\n   SUBN  2           ;\\n   MULN   4           ;\\n   DIV   4           ;\\n   end   INT_2       ;</td></tr><tr><td>Record_Set_Name</td><td>&quot;Record_Set_Name&quot;</td><td>&quot;Record_Set_Name&quot;</td></tr><tr><td>Memory_Type</td><td>Local</td><td>Local</td></tr></table>

"A model of the Nehalem processor is presented with the goal of analyzing the performance of legacy software applications in a multi-core environment. Multi-core architectures continue to expand, with 4 and 8 core systems readily available to the market, and with 16 and 24 core systems already starting to appear. A major concern is to know how software applications will scale and/or adjust to the increasing availability of multi-core processing systems. Previous research indicates that as the number of cores increases, a legacy application will actually realize a decrease in performance due to resource contention at L3 cache levels as well as main memory. Therefore, a model of the Nehalem processor was developed using the VisualSim tool in order to capture current performance and then predict behavior as the number of cores increases. This will allow software developers to be ready for new multi-core processing systems before they actually are available to the market. It will also allow for the definition of new software development paradigms applied to multi-core systems.

To address this problem, a model of the Nehalem processor [1] system was developed using a tool called VisualSim Architect from Mirabilis Design Inc [3]. The Nehalem is the codename for Intel’s micro-architecture for multi-core processing systems. The main focus of the model was to describe processing behavior at all levels of cache and main memory systems. The input to the model would be empirical instruction and data operations of a software application from which the model would describe the performance. This would allow for the identification of bottlenecks. Parameters such as cache size, replacement policies, and bus width could then be adjusted to determine if performance can be improved. It would also indicate where an application was experiencing a bottleneck. The software could then be reviewed to determine if performance improvements could be realized. Because the model could be modified to implement more processing cores, this would allow for performance analysis and improvement before a specific multi-core system had been released to the market."