Products
Technology IP
Contact
VisualSim Cloud
Get Started
SEAL-eLearning
Contact
Home
Products
Visualsim
Visualsim
Modeling & simulation platform
Architect
System Technology IP
Explorer
Cloud
Design Technology
Design Technology
Core Technology
Types of Systems Modeled
Simulation Technology
Power Modeling
Modeling Abstraction
Services
Services
Design services & training
Model Development & Training
Technology IP
System Technology IP
System Technology IP
See more
Processors
Cache Memory Storage
Stochastic Modeling
ARM Processor
Hardware devices
Networking
Other Processor Families
System/Board Interfaces
Wireless
Semiconductor Buses
Software and RTOS
Algorithm
AMBA Interface
Power
Custom Development/Integration
Launch Demo
Interactive Demonstrations
Interactive Demonstrations
Using VisualSim in real-life application
Stochastic Modeling
Processor Generators
Application Template
Software and RTOS
Processor Family
Defense and Space
Power
Cache Memory Storage
Industrial and Computing Systems
Algorithms
Semiconductor Buses
IoT and Small Devices
Networking Basics
ARM Processor Family
Networking and VoIP
Networking Standards
AMBA Interface Family
Semiconductors
Wireless
FPGA
Automotive
Board Interfaces
Hardware Devices
Others
About Us
Leaders in Electronic System Architecture
Leaders in Electronic System Architecture
Visualize your system before development
Company
Leadership
Customer
Success Stories
Why Choose Mirabilis
FAQS
Careers
Resources
Resource Library
Resource Library
Access the latest white papers, research, webcasts, case studies and more
Webinars / Videos
White Papers
Press Release
Blog
Visualsim Cloud
Getting Started
SEAL-eLearning
Contact
Board and System Interfaces
Board and System Interfaces
NVMe
Model dual NVMe conencted to PCIe and receiving requests from a Host
FibreChannel
Firewire
A single root node is connected to two branch nodes and each branch node is separated by a fixed length.
PCI/PCIx
Demonstrates the use of PCI to handle the arbitration between multiple requesters and memory
BAE Enhanced PCI Bus
Coming Soon
PCIe
Four Root Complex are connected to multiple DRAM across a PCIe bus
RapidIO
Models a Spacecraft network using a RapidIO backbone
IDT RapidIO Switch
VME
Multiple are connected to a VME bus and configurations such as Width, speed, data rate are varied to achieve maximum burst size and higher throughput
OpenVPX
Creating an OpenVPX backplane for an outer space application