Products
Technology IP
Contact
VisualSim Cloud
Get Started
SEAL-eLearning
Contact
Home
Products
Visualsim
Visualsim
Modeling & simulation platform
Architect
System Technology IP
Explorer
Cloud
Design Technology
Design Technology
Core Technology
Types of Systems Modeled
Simulation Technology
Power Modeling
Modeling Abstraction
Services
Services
Design services & training
Model Development & Training
Technology IP
System Technology IP
System Technology IP
See more
Processors
Cache Memory Storage
Stochastic Modeling
ARM Processor
Hardware devices
Networking
Other Processor Families
System/Board Interfaces
Wireless
Semiconductor Buses
Software and RTOS
Algorithm
AMBA Interface
Power
Custom Development/Integration
Launch Demo
Interactive Demonstrations
Interactive Demonstrations
Using VisualSim in real-life application
Stochastic Modeling
Processor Generators
Application Template
Software and RTOS
Processor Family
Defense and Space
Power
Cache Memory Storage
Industrial and Computing Systems
Algorithms
Semiconductor Buses
IoT and Small Devices
Networking Basics
ARM Processor Family
Networking and VoIP
Networking Standards
AMBA Interface Family
Semiconductors
Wireless
FPGA
Automotive
Board Interfaces
Hardware Devices
Others
About Us
Leaders in Electronic System Architecture
Leaders in Electronic System Architecture
Visualize your system before development
Company
Leadership
Customer
Success Stories
Why Choose Mirabilis
FAQS
Careers
Resources
Resource Library
Resource Library
Access the latest white papers, research, webcasts, case studies and more
Webinars / Videos
White Papers
Press Release
Blog
Visualsim Cloud
Getting Started
SEAL-eLearning
Contact
ARM Processor Family
ARM Processor Family
Cortex M0 Microcontroller
Coming Soon
Cortex M3 Microcontroller
Using the standard M3 library product to construct a SoC controller for an IoT application
Cortex M4 Microcontrollers
Using the standard M4 library product to construct a SoC controller for an IoT application
A7
Dual ARM A7 executing AES code. Code was generated from the ARM Emulator
A8
Single ARM A8 Cortex implements an AES code. Includes power analysis, throughput, pipeline utilization and task latency
A9
Dual ARM Cortex A9 with a PCI interface sending traffic
A53
Modeling tasks on the A53 including loading and storing using a DMA
A72
Coming Soon
A76
Coming Soon
R4
Used for a encryption algorithm where the packet is decrypted and the data is filtered using a TI DSP C64x