Products
Technology IP
Contact
VisualSim Cloud
Get Started
SEAL-eLearning
Contact
Home
Products
Visualsim
Visualsim
Modeling & simulation platform
Architect
System Technology IP
Explorer
Cloud
Design Technology
Design Technology
Core Technology
Types of Systems Modeled
Simulation Technology
Power Modeling
Modeling Abstraction
Services
Services
Design services & training
Model Development & Training
Technology IP
System Technology IP
System Technology IP
See more
Processors
Cache Memory Storage
Stochastic Modeling
ARM Processor
Hardware devices
Networking
Other Processor Families
System/Board Interfaces
Wireless
Semiconductor Buses
Software and RTOS
Algorithm
AMBA Interface
Power
Custom Development/Integration
Launch Demo
Interactive Demonstrations
Interactive Demonstrations
Using VisualSim in real-life application
Stochastic Modeling
Processor Generators
Application Template
Software and RTOS
Processor Family
Defense and Space
Power
Cache Memory Storage
Industrial and Computing Systems
Algorithms
Semiconductor Buses
IoT and Small Devices
Networking Basics
ARM Processor Family
Networking and VoIP
Networking Standards
AMBA Interface Family
Semiconductors
Wireless
FPGA
Automotive
Board Interfaces
Hardware Devices
Others
About Us
Leaders in Electronic System Architecture
Leaders in Electronic System Architecture
Visualize your system before development
Company
Leadership
Customer
Success Stories
Why Choose Mirabilis
FAQS
Careers
Resources
Resource Library
Resource Library
Access the latest white papers, research, webcasts, case studies and more
Webinars / Videos
White Papers
Press Release
Blog
Visualsim Cloud
Getting Started
SEAL-eLearning
Contact
Algorithms
Algorithms
Control Theory
Car Tracking application for V2V communication
Analog
Mixed-signal model of a MEMS accelerometer using a digital feedback loop
Digital Signal Processing
Estimate the spectrum of three sinusoids in noise by three different techniques.
Communication Signal Processing
Modeling a convolution encoder
Image Processor
Dynamic Voltage Frequency Scaling for a multi-core architecture