Mobile Menu

Benefits

Using the Bus Builder in VisualSim provides clear advantages:

  • Configurable Arbitration: Explore fairness vs. priority-based scheduling strategies.
  • Performance Optimization: Measure latency, throughput, and efficiency under varying workloads.
  • Scalability: Supports adding more masters and slaves with minimal integration overhead.
  • Realistic Contention Modeling: Incorporates queueing and buffer effects.
  • Rapid Exploration: Compare arbitration strategies to identify bottlenecks early in design.
  • Cross-Architecture Flexibility: Compatible with AMBA, PCIe, and custom interconnects.

The Bus Builder in VisualSim models the behavior of bus arbiters and bus interfaces within a shared linear bus topology. This block enables multiple masters (processors, DMA controllers, accelerators) and slaves (memories, peripherals) to communicate over a common bus.

The Bus Arbiter manages access priorities using configurable policies such as First-Come-First-Serve (FCFS), Round-Robin, or custom logic. The Bus Interface ensures seamless integration of devices with the bus, supporting both read and write transactions, and includes buffering to improve throughput during contention.

Together, these capabilities allow engineers to analyze fairness, latency, bandwidth utilization, and scalability in complex system-on-chip (SoC) and embedded designs.

Overview

  • Supports multiple arbitration schemes: FCFS, Round-Robin, and custom priority logic.
  • Handles read/write transactions: Between masters and slaves.
  • Provides temporary storage (buffers): For data in transit to improve throughput.
  • Queues and schedules requests: To optimize bus utilization.
  • Tracks bus contention, arbitration latency, and bandwidth distribution: For detailed performance insights.

Supported Standards

The Bus Builder is not tied to a specific open standard but is compatible with many industry bus protocols:

  • AMBA AHB / AXI / APB: Bus architectures.
  • PCI / PCIe: For peripheral connections.
  • Custom proprietary bus topologies: For embedded and SoC systems.
  • Processors, SoC, DMA and Interfaces: For embedded systems.

Key Parameters

Key simulation and configuration parameters include:

  • Bus_Speed_MHz: Frequency of the bus, impacting throughput.
  • Arbiter_Mode: Arbitration strategy (FCFS, Round-Robin, Custom).
  • Burst_Size_Bytes: Defines number of bytes per transaction.
  • Queue Depth: Number of outstanding requests supported.
  • Latency Metrics: Arbitration delay and transaction completion time.
  • Utilization Reporting: Captures efficiency under different workloads.
  • Power Consumption (optional): Energy per transaction for power-performance analysis.

Parameter Snapshots

  • Interface Parameter
  • Arbiter Parameter

Simulation Results

  • Arbitration Reports: Compare fairness of FCFS vs. Round-Robin vs. custom modes.
  • Throughput Analysis: Measure effective bus bandwidth under load.
  • Latency Reports: End-to-end timing of read/write transactions.
  • Contention Statistics: Identify hotspots when multiple masters access the bus.
  • Latency

Application

The Bus Builder block is widely used in SoC and embedded systems design:

  • Processor–Memory Communication: Managing bus contention between CPU cores and memory subsystems.
  • DMA and Accelerator Access: Arbitration for DMA engines and hardware accelerators accessing shared memory.
  • Multi-Master SoCs: Enabling multiple cores and devices to share the same bus fairly.
  • Automotive & Aerospace Systems: Providing predictable access patterns for safety-critical workloads.
  • IoT and Consumer Devices: Simplifying interconnect design in resource-constrained platforms.
  • Prototype Exploration: Evaluating trade-offs of bus-based designs versus crossbar or NoC interconnects.

Integrations

  • Works seamlessly with VisualSim processor, memory, and peripheral models: For integrated system simulation.
  • Can be combined with Bridge blocks: To connect multiple buses efficiently.
  • Integrates with DMA and accelerator models: For workload-driven arbitration studies.
  • Supports hierarchical system modeling: Allowing buses to be part of larger interconnect topologies.

View Demo

Schedule a consultation with our experts

    Subscribe