Digital Systems must maintain a Thermal Design Power (TDP) requirement per chip, else chip reliability may be drastically reduced, ultimately resulting in a failure? Currently, the TDP requirement can be maintained, if heat energy can be removed faster than power, energy is added. Vapor Chamber: (1) Vapor Chamber is a heat accumulator, exchanger that limits the maximum temperature based […]

Read more

Power management can be either centralized, distributed, or a combination of both.  The type of devices supported by a power manager chip, or integrated into a system-on-chip presents different power management alternatives.  If the devices, such as memory chips, are homogenous; then a centralized power manager function becomes more attractive for a number of reasons: (1) Same […]

Read more

Prior blog on peak and average power highlights benefits of reordering device activity to increase Digital System reliability.  This blog carries this concept one step further by accumulating task or thread requests to avoid leaving memory in Active state (full power) spread out over time. The type of task or thread determines if this is feasible. […]

Read more

Peak power for a Power Manager or power domain, is an indication that several devices are in the Active (full power) state at the same time, such that the peak, or instantaneous power is at a Maximum. In a clocked system, this may indicate that several devices are active at the same time for a particular […]

Read more