The purpose of this model is to implement a system where the tasks of each block are dependent on time. We plot latency and obtain statistics report and use that data to analyse the model. The following sections will tell you about the functionality of this model. RIO model description: Here we are using 6 […]

Read more

The on-chip bus plays a key role in the SoC design by enabling the efficient integration of system component’s like: CPU,DSP, application specific cores, memories and custom logic. As the level of design complexity has become higher, SoC designs require a system bus with high bandwidth to perform multiple operations in parallel. The multi-layer AHB […]

Read more

The 2 most important considerations while designing a product are- Throughput and latency, as well as the scalability or the ease of re-designing in case of need. The ARM Corelink CMN-600 enables the latest SoC’s to offer unmatched data throughput and the lowest edge to cloud latency in the market. The combination of performance and […]

Read more

The two fundamental measures of processor performance are task-latency and throughput. In case of most of the micro-processors, they are latency oriented architectures. Their goal is to minimize the running time of a single sequential program by avoiding task-level latency whenever possible. Throughput-oriented processors, in contrast, arise from the assumption that they will be presented […]

Read more

Satellite projects, for instance, demand lots of resources, from human to financial, as well accounting for the impact they play on society. This requires good planning in order to minimize errors and not jeopardize the whole mission. Therefore satellite conceptual design plays a key role in the space project lifecycle as it caters for specification, […]

Read more