Architecture Exploration of ARM-based SoC and Chiplets

Mar 15, 2025  |  Author : admin_mirabilis
admin_mirabilis Leave a comment Blog

Unlocking Optimal Power and Performance: A Deep Dive into ARM SoC Modeling In the competitive world of semiconductor design, balancing power consumption with high performance is a constant challenge. With VisualSim Architect, engineers can simulate intricate ARM-based SoCs with unparalleled accuracy, paving the way for innovative, power-efficient solutions. The Future of SoC Design: As the […]

Read more

ARM-Based SoC Design: Mastering System-Level Modeling

Mar 10, 2025  |  Author : admin_mirabilis
admin_mirabilis Leave a comment Blog
Architecture Exploration of ARM-based SoC and Chiplets using VisualSim

Revolutionizing ARM-Based SoC Design: Mastering System-Level Modeling with VisualSim Architect The semiconductor landscape is evolving at an unprecedented pace. In an era where ARM-based SoC dominate high-performance computing, efficient system-level modeling has become crucial for experimenting and optimizing superior performance and power optimization. Enter VisualSim Architect—a tool that offers the only architecture models for ARM […]

Read more

New System-Level IP Library for Cadence Tensilica Processors

Feb 20, 2025  |  Author : admin_mirabilis
admin_mirabilis Leave a comment Blog

Mirabilis Design Accelerates SoC Development with New System-Level IP Library for Cadence Tensilica Processors Mirabilis Design Inc., a leader in system-level IP and simulation solutions, has unveiled a new IP library tailored for Cadence Tensilica processors. This strategic development aims to significantly accelerate System-on-Chip (SoC) design and development processes, offering designers a robust platform for […]

Read more

Arteris FlexNoC and Ncore Network-on-Chip IPs

Feb 17, 2025  |  Author : admin_mirabilis
admin_mirabilis Leave a comment Blog

Mirabilis Design Adds System-Level Modelling Support for Industry-Standard Arteris FlexNoC and Ncore Network-on-Chip IPs Mirabilis Design Inc., a leader in system-level modeling and simulation solutions, has announced the integration of support for Arteris FlexNoC and Ncore Network-on-Chip (NoC) IPs into its VisualSim Architect tool. This advancement enables designers to perform early-stage architectural exploration and performance […]

Read more

What is Architectural Queueing?

Feb 10, 2025  |  Author : admin_mirabilis
admin_mirabilis Leave a comment Blog

What is Architectural Queueing? Architectural queueing is an important topic in the sense that queues are needed at the system-level. Queueing theory has been a mathematical concept since the late 1800’s; actually Agner Erlang from Copenhagen, Denmark; https://en.wikipedia.org/wiki/Erlang_distribution; who worked in the telephone industry; developed the first queues!  Architectural queueing handles port operations; whether a […]

Read more